

Improved NPC Inverters Without Short-Circuit and Dead-Time Issues

Ashraf Ali Khan , Member, IEEE, Usman Ali Khan , Student Member, IEEE, Hafiz Furqan Ahmed ,
Honnyong Cha , Senior Member, IEEE, and Shehab Ahmed , Senior Member, IEEE

I. INTRODUCTION

Abstract—The traditional neutral point clamped (NPC) inverter has short-circuit problem. The risk of short-circuit can be decreased by using dead-time in the switching signals. However, the dead-time decreases the achievable output voltage and causes distortion in the waveforms. To overcome the short-circuit problem, dual-buck NPC (DB-NPC) and split-inductor NPC (SI-NPC) inverters have been researched. However, the voltage stress of the two external diodes in the DB-NPC inverter is higher. On the other hand, the SI-NPC inverter has a problem of generating huge voltage spikes in the dead-time, which can destroy the semiconductor devices. In addition, the SI-NPC inverter cannot provide reactive power. This article presents a family of NPC inverters consisting of single-phase, three-phase, and cascaded inverters. The proposed inverters have no short-circuit and dead-time issues, therefore no high voltage and current spikes are caused. Also, the dead-time in the switching signals can be minimized. As a result, the magnitude of the output waveforms can be increased, and quality can be improved. Unlike the DB-NPC inverter, the voltage stress of all the semiconductor in the proposed inverter is lower, and unlike the SI-NPC inverter the proposed inverter provides reactive power. In this article, the proposed three-level NPC inverter is analyzed, designed, and tested. The voltage stress of the semiconductor devices in the proposed inverter is half of the source voltage, whereas in the conventional DB-NPC inverter the voltage stress of the two external diodes is the source voltage. In addition to the aforementioned benefits, the proposed cascaded inverter reduces the total number of inductors. To verify the analysis, detailed simulation, and experimental results of the proposed three-level inverter with input voltage 640 V, output power 1.2 kW, and output voltage 220 Vrms are provided.

Index Terms—Current spikes, diode voltage stress, inverter, magnetic volume, multilevel, voltage spikes.

THE traditional H-bridge inverter is shown in Fig. 1. The voltage stress on its switches is the input voltage V_{dc} . Therefore, the H-bridge inverter is well suitable for low-voltage applications. In high-voltage applications [1] such as HVdc transmission [2], large motor drive [3], locomotive [4], solid-state transformers [5], and reactive power compensation [6], the multilevel inverters are preferred. Flying capacitor [7], neutral point clamped (NPC) [8], and cascaded inverters [9], [10] are the famous multilevel inverter topologies.

The flying capacitor inverters synthesize output voltage by adding voltages of the flying and dc-link capacitors. The NPC inverters synthesize output voltage by adding voltages of the dc-link capacitors. The cascaded inverters synthesize output voltage by adding voltages of the series-connected H-bridge cells. The cascaded inverters are highly modular and can reach a higher output voltage [11]. Also, they can bypass faulty cells [12]. The multilevel inverters have the advantages of lower switch voltage stress, lower switching losses, smaller output filter, better output waveforms, and lower electromagnetic interference (EMI) noise issues.

The multilevel inverters are also getting popular in low-voltage and low-power applications due to the possibility of obtaining lower common-mode voltage and higher efficiency over the H-bridge inverter. In [13], multilevel inverters have been discussed for the photovoltaic (PV) systems. In [14], a half-bridge three-level NPC inverter is compared with a half-bridge two-level inverter for PV applications. It is found in [14] that a lower leakage current and higher efficiency can be realized with the NPC inverter.

II. THREE-LEVEL NEUTRAL POINT CLAMPED INVERTERS

A. Traditional NPC Inverter

The traditional NPC inverter is shown in Fig. 2(a). The voltage stress on its every switch and diode is $V_{dc}/2$. During the positive half-cycle of the output voltage ($v_o > 0$), S_2 is ON, S_4 is OFF, and S_1 and S_3 work in complementary fashion. When S_1 is ON then S_3 is OFF, and when S_1 is OFF then S_3 is ON. However, overlap between S_1 and S_3 can occur due to miss triggering, delays in electronics, and EMI noise. The overlap between S_1 and S_3 causes short-circuit through C_1 as shown in Fig. 3(a). For $v_o < 0$, S_3 is ON, S_1 is OFF, and S_2 and S_4 work in complementary fashion. The overlap between S_2 and

Manuscript received December 15, 2020; revised March 19, 2021 and May 25, 2021; accepted June 23, 2021. Date of publication August 10, 2021; date of current version October 15, 2021. Recommended for publication by Associate Editor G. Oriti. (Corresponding author: Ashraf Ali Khan.)

Ashraf Ali Khan and Shehab Ahmed are with the CEMSE Division, King Abdullah University of Science and Technology, Thuwal 23955, Saudi Arabia (e-mail: kha.ashraf.ali1989@gmail.com; shehab.ahmed@kaust.edu.sa).

Usman Ali Khan is with the Department of Electrical and Electronics Engineering, Yonsei University, Seoul 03722, South Korea (e-mail: usman_705@ymail.com).

Hafiz Furqan Ahmed is with the Department of Electrical Engineering and Computer Science, Khalifa University, Abu Dhabi 127788, United Arab Emirates (e-mail: furqanahmd164@gmail.com).

Honnyong Cha is with the School of Energy Engineering, Kyungpook National University, Daegu 702-701, South Korea (e-mail: chahonny@knu.ac.kr).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2021.3103159>.

Digital Object Identifier 10.1109/TPEL.2021.3103159




Fig. 1. H-bridge inverter.




Fig. 4. Switching cells.




Fig. 2. Three-level NPC inverters. (a) Traditional NPC [8]. (b) DB-NPC [25], [27], [28]. (c) SI-NPC [30]. (d) Proposed.




Fig. 3. Short-circuit in the NPC inverter. (a) $S_1 - S_3$ ON. (b) $S_2 - S_4$ ON.

S_4 causes short-circuit through C_2 as shown in Fig. 3(b). The short-circuit current destroys the semiconductor devices and is the main reliability killer [15]. To decrease the risk of short-circuit, dead-time in the switching signals is used. The dead-time guarantees safe operation. Although dead-time in a switching cycle is small but its effect is significant when accumulated for a complete line-frequency cycle. The output voltage magnitude and quality decrease with dead-time. It results in a momentary loss of control, and the output voltage deviates from the reference voltage [16].

The total harmonic distortion in the output waveforms increases with dead-time [17]. To overcome the dead-time issues, expensive hardware and complicated compensators are used in industry [18]–[22]. The other approach to address the short-circuit problem in the voltage source inverters is to use the




Fig. 5. Implementation of phase leg with switching cells.

switching cell structure [23], [24]. There are two types of the switching cell, P-cell and N-cell as shown in Fig. 4. In each cell, a diode and a switch are connected in series. The center node of the P- and N-cells is connected to an inductor or current source. The phase-leg implementation with the switching cell structure is shown in Fig. 5.

To prevent short-circuit in the conventional inverters and converters, switching cells have been used in NPC inverters [25]–[30], flying capacitor inverters [31], cascaded inverters [32]–[35], cascaded ac–ac converters [36], H-bridge inverters [37]–[39], three-phase inverter [40], [41], buck–boost inverter [42], [43], and two-level ac–ac converters [44], [45].

B. Dual-Buck NPC Inverter

In [27]–[29], a systematic procedure for generating dual-buck topologies is presented. Fig. 2(b) shows the dual-buck NPC (DB-NPC) inverter [25], [27], [28]. It has been derived from the traditional NPC inverter by replacing its phase leg with the P- and N-cells. The DB-NPC inverter has no short-circuit risk, therefore dead-time in the switching signals can be eliminated. However, it requires two external diodes (D_p , D_n) of high-voltage stress. Its switch voltage stress same as the traditional NPC inverter is $V_{dc}/2$, but the voltage stress on its external diodes (D_p , D_n) is V_{dc} . The voltage stress of D_p and D_n remains V_{dc} irrespective of the number of levels of the inverter.

Thus, due to the high-voltage stress of its external diodes, the DB-NPC inverter loses the main benefit of the multilevel inverters which is the low-voltage stress on the semiconductor devices.

C. Split-Inductor NPC Inverter

Fig. 2(c) shows the split-inductor NPC (SI-NPC) inverter [30]. It is derived from the DB-NPC inverter by eliminating

D_p and D_n . In the SI-NPC inverter, switch S_2 and inductor L_2 , and switch S_3 and inductor L_1 are connected in series. Due to the series connection of the switches and inductors, and its switching strategy, this inverter is suitable only for unity power factor operation. The SI-NPC inverter has dead-time problem. During the positive half cycle of the output current when S_2 is turned OFF, the inductor current (i_{L2}) drops instantly to zero. Similarly, during the negative half cycle of the output current when S_3 is turned OFF, the inductor current (i_{L1}) drops instantly to zero. As a result, huge voltage spikes are caused that destroy the semiconductor devices.

To address the issues of the conventional NPC inverters such as dead-time problem, short-circuit problem, high-voltage stress on diodes, and reactive power capability, this article presents a family of NPC inverters. Unlike the traditional NPC and SI-NPC inverters, the proposed NPC inverters have no short-circuit and dead-time problems. The proposed inverters can eliminate or minimize dead-time in the switching signals, as a result, the maximum available output voltage can be reached and distortion in the output waveforms can be decreased. Unlike the traditional DB-NPC inverters, the voltage stress on all semiconductor devices (diodes and switches) of the proposed inverters is lower. Therefore, low-voltage rating devices can be used in the proposed inverters. As a result, the cost can be reduced, and the proposed inverters can be operated with a high input voltage. Detailed theoretical analysis, operation principle, and comparative simulation results of the proposed three-level NPC inverter are provided. Finally, experimental results for 1.2-kW output power are reported.

III. PROPOSED NEUTRAL POINT CLAMPED INVERTERS

Fig. 2(d) shows the proposed three-level NPC inverter. The inner two switches S_2 and S_3 are replaced by the P and N switching cells.

The proposed inverter has no short-circuit and dead-time issues. The components count in the proposed and DB-NPC inverters is the same. However, the voltage stress on D_p and D_n of the proposed inverter is much lower. Fig. 6 shows the proposed m -level NPC inverter. Fig. 7 shows the proposed three-phase NPC inverter.

In the proposed inverters shown in Figs. 2(d) and 6, the voltage stress of D_p and D_n is $V_{dc}/(m-1)$, where m is the number of levels of the inverter. In the DB-NPC inverter, the voltage stress of D_p and D_n is V_{dc} . Fig. 8 compares the diode voltage stress of the proposed NPC and DB-NPC inverters. As shown, the voltage for the proposed inverter is much lower. For example, for a three-level inverter, the voltage stress of the proposed inverter is half of the conventional inverter, and for a 12-level inverter, the voltage stress of the proposed inverter is 11 times lower than of the conventional DB-NPC inverter.

Fig. 9 shows the proposed cascaded inverter. It connects the proposed single-phase NPC inverters in series. It inherits all the benefits of the proposed three-level inverter such as no short-circuit and dead-time issues in any cell and low-voltage stress on the semiconductor devices. In addition, it reduces the total number of inductors. An n -unit cascaded inverter based on




Fig. 6. Proposed m -level NPC inverter.




Fig. 7. Proposed three-phase NPC inverter.




Fig. 8. Comparison of the diode voltage stress.

the DB-NPC inverter requires $4n$ current limiting inductors and an output filter inductor. The proposed n -unit cascaded inverter requires $2n+2$ current limiting inductors and an output filter inductor. Therefore, the proposed cascaded inverter requires $2n-2$ fewer inductors than the cascaded DB-NPC inverter. As a result, the soldering connections, footprints, magnetic cores, copper wires, and related losses can be decreased.

For example, a 2-unit cascaded DB-NPC inverter requires eight current limiting inductors, whereas the proposed inverter requires six inductors. A 6-unit cascaded DB-NPC inverter requires 24 inductors, whereas the proposed inverter requires 14 inductors.




Fig. 9. Proposed cascaded NPC inverter with fewer inductors.





Fig. 10. Switching signals of the proposed three-level NPC inverter.



 Fig. 11. Switching modes of the proposed NPC inverter for $v_o > 0$, $i_o > 0$. (a) Mode 1. (b) Mode 2.

IV. OPERATION OF THE PROPOSED THREE-LEVEL NPC INVERTER

A. Normal Operation Modes When v_o and i_o are In-Phase

The switching signals of the proposed three-level NPC inverter are shown in Fig. 10. In a switching cycle, there are two switching modes. Mode 1 and 2 are for $v_o > 0$, and mode 3 and 4 are for $v_o < 0$.

Mode 1: In this mode, as shown in Fig. 11(a), switch S_1 and S_2 are ON and S_3 and S_4 are OFF. The inductor current increases


 Fig. 12. Switching modes of the proposed NPC inverter for $v_o < 0$, $i_o < 0$. (a) Mode 3. (b) Mode 4.

with the slope given as

$$\frac{di_L}{dt} = \frac{0.5V_{dc} - v_o}{L} \quad (1)$$

where $L = L_1 + L_f = L_2 + L_f$.

Mode 2: In this mode, as shown in Fig. 11(b), switch S_1 and S_4 are OFF and S_2 and S_3 are ON. The inductor current decreases with the slope given as

$$\frac{di_L}{dt} = \frac{-v_o}{L}. \quad (2)$$

Mode 3: In this mode, as shown in Fig. 12(a), switch S_3 and S_4 are ON, and S_1 and S_2 are OFF. The inductor current increases in the opposite direction with the slope obtained as

$$\frac{di_L}{dt} = -\frac{0.5V_{dc} + v_o}{L}. \quad (3)$$

Mode 4: In this mode, as shown in Fig. 12(b), switch S_1 and S_4 are OFF, and S_2 and S_3 are ON. The inductor current decreases with the slope obtained as

$$\frac{di_L}{dt} = \frac{v_o}{L}. \quad (4)$$

B. Operation During the Overlap-Time

In the proposed inverter, the inductors L_1 and L_2 protect the short-circuit when $S_1 - S_3$ or $S_2 - S_4$ or $S_1 - S_4$ are turned-ON simultaneously as shown in Fig. 13. The slope of the current i_{sc} when $S_1 - S_3$ or $S_2 - S_4$ are turned-ON can be obtained from Fig. 13(a) and (b) as

$$\frac{di_{sc}}{dt} = \frac{0.5V_{dc}}{L_1 + L_2}. \quad (5)$$

The slope of the current i_{sc} when $S_1 - S_4$ are turned-ON simultaneously can be obtained from Fig. 13(c) as

$$\frac{di_{sc}}{dt} = \frac{V_{dc}}{L_1 + L_2}. \quad (6)$$

C. Operation During the Dead-Time

In the proposed inverter, even when all the switches are turned-OFF, the inductor currents flow smoothly. Therefore, no voltage spikes are caused. Fig. 14 shows the operation of the proposed inverter when $S_1 - S_4$ are OFF. For $i_o > 0$, diode D_p




Fig. 13. Short-circuit protection in the proposed inverter. (a) $S_1 - S_3$ ON. (b) $S_2 - S_4$ ON. (c) $S_1 - S_4$ ON.




Fig. 14. Open-circuit protection in the proposed NPC inverter when all the switches are OFF. (a) $v_o > 0, i_o > 0$. (b) $v_o < 0, i_o < 0$.




Fig. 15. Operation of the proposed NPC inverter when $v_o > 0, i_o < 0$. (a) Mode 1. (b) Mode 2.

ensures continuous inductor current flow, and for $i_o < 0$, diode D_n ensures continuous inductor current flow.

D. Nonunity Power Factor Operation

The operation modes of the proposed inverter when $v_o > 0$, and $i_o < 0$ are shown in Fig. 15. In mode 1, when S_1 is ON and S_3 is OFF, the inductor current freewheels through D_n and S_1 as shown in Fig. 15(a). In mode 2 when S_1 is OFF and S_3 is ON, the inductor current freewheels through S_3 and D_2 as shown in Fig. 15(b).




Fig. 16. Operation of the proposed NPC inverter when $v_o < 0, i_o > 0$. (a) Mode 3. (b) Mode 4.




Fig. 17. Voltages across the inductors. (a) For $i_o > 0$. (b) For $i_o < 0$.

The operation modes of the proposed inverter when $v_o < 0$, and $i_o > 0$ are shown in Fig. 16. In mode 3, when S_2 is OFF and S_4 is ON, the inductor current freewheels through D_p and S_4 as shown in Fig. 16(a). In mode 4, when S_2 is ON and S_4 is OFF, the inductor current freewheels through S_2 and D_1 as shown in Fig. 16(b).

E. Selection of the Inductors

As shown in Fig. 17(a), for $i_o > 0$, the inductors L_2 and L_f are seen in series by i_o . The total voltage across L_2 and L_f is v_L . A part of v_L appears across L_2 , and the rest of v_L appears across L_f . The voltage across the inductor L_2 is v_{L2} and the voltage across L_f is v_{Lf} as given by the following:

$$v_{L2} = v_L \frac{L_2}{L_2 + L_f} \quad (7)$$

$$v_{Lf} = v_L \frac{L_f}{L_2 + L_f}. \quad (8)$$

For $i_o < 0$, the inductors L_1 and L_f are seen in series by i_o as shown in Fig. 17(b). The total voltage across L_1 and L_f is v_L . A part of v_L appears across L_1 and the rest of v_L appears across L_f . The voltage across the inductor L_1 is v_{L1} and the voltage across L_f is v_{Lf} as given by the following:

$$v_{L1} = v_L \frac{L_1}{L_1 + L_f} \quad (9)$$

$$v_{Lf} = v_L \frac{L_f}{L_1 + L_f}. \quad (10)$$

As given by (7)–(10), the voltage across the inductors depends on their inductances. Note that the short-circuit protection depends on L_1 and L_2 as given by (5) and (6). The smaller L_1 and L_2 can decrease the overall magnetic volume but short-circuit may not be well protected. For example, if $L_1 = L_2 = 0$ and




Fig. 18. Inductance values of the limiting inductors.

$L = L_f$, then the opposition to short-circuit is minimum. On the other hand, the larger L_1 and L_2 provide better protection against the short-circuit but results in increased overall magnetic volume. For example, if $L_1 = L_2 = L$ and $L_f = 0$, then the opposition to short-circuit is maximum. In this article, for a given slope of the short-circuit current in (6), L_1 and L_2 are obtained of $50 \mu\text{H}$. Similarly, for a given slope of the output current in (1), L is found to be 0.85 mH . As $L = L_1 + L_f = L_2 + L_f$, therefore $L_f = 0.8 \text{ mH}$. For $L_1 = L_2 = 50 \mu\text{H}$, and $L_f = 800 \mu\text{H}$, the voltage across the inductors L_1 and L_2 is $v_{L1} = v_{L2} = \frac{v_L}{17}$, and the voltage across the output inductor L_f is $v_{L_f} = \frac{16v_L}{17}$.

As a result, the inductors L_1 and L_2 can be designed 17 times smaller than the main output filter inductor L_f .

The losses are not increased by the extra inductors in the proposed inverter because the overall inductance seen by the output current in the proposed inverter is same as in the conventional inverter. Assume that the inductance of the inductor (L) in the traditional NPC inverter is 0.85 mH , which has been split into smaller inductors in the proposed inverter as shown in Fig. 18. For example, in case 1, $L_f = 0$ and $L_1 = L_2 = L = 0.85 \text{ mH}$. In case 2, $L_f = L = 0.85$ and $L_1 = L_2 = 0$. For all the cases, the inductance and therefore the conduction resistance seen by the output current is same as in the conventional NPC inverter.

V. COMPARISON OF THE PROPOSED AND CONVENTIONAL INVERTERS

A. Simulation Results With Dead-Time

A dead-time of $1 \mu\text{s}$ is set in the switching signals of all switches as shown in Fig. 19 to test the proposed and conventional inverters.

1) *Traditional NPC Inverter*: Fig. 19(a) shows the gate signals of $S_1 - S_4$, output inductor current i_L , and drain-source voltage (v_{DS2}) of S_2 for the traditional NPC inverter. As shown the traditional NPC inverter works well with dead-time because in the dead-time the inductor current flows through the body diodes of switches.

2) *Proposed NPC Inverter*: Fig. 19(b) shows the simulation results of the proposed NPC inverter with $1 \mu\text{s}$ dead-time in the switching signals. The proposed inverter works well with

dead-time because in the proposed inverter, the diodes D_p and D_n provide paths to inductor currents.

3) *Traditional SI-NPC Inverter*: Fig. 19(c) shows the simulation results of the SI-NPC inverter with $1 \mu\text{s}$ dead-time in the switching signals. In the SI-NPC inverter, the inductor current i_{L2} drops instantly to zero when S_2 is OFF during the positive half-cycle of the output current. Similarly, i_{L1} drops to zero instantly when S_3 is OFF during the negative half-cycle of the output current.

Therefore, the SI-NPC inverter suffers from the dead-time problem which causes huge voltage spikes that can damage the semiconductor devices.

B) Simulation Results With Overlap-Time

An overlap-time of $1 \mu\text{s}$ is set in the switching signals of all switches as shown in Fig. 20 to test the proposed and conventional inverters with a short-circuit fault.

1) *Traditional NPC Inverter*: Fig. 20(a) shows the gate signals of $S_1 - S_4$, output inductor current i_L , and drain-source current (i_{DS3}) of S_3 . In the traditional NPC inverter, during the overlap-time, the input voltage source gets short-circuited, therefore huge current spikes are caused, which can destroy the semiconductor devices. The overlap-time (short-circuit) is the main reliability killer in the traditional inverters.

2) *Proposed NPC Inverter*: Fig. 20(b) shows the simulation results of the proposed NPC inverter with a $1 \mu\text{s}$ overlap-time in the switching signals. As shown, the proposed inverter works well with overlap-time because in the proposed inverter, the inductors L_1 and L_2 protect short-circuit. Therefore, during the overlap-time, no switch current spikes are produced.

3) *Traditional SI-NPC Inverter*: Fig. 20(c) shows the simulation results of the SI-NPC inverter with $1 \mu\text{s}$ overlap-time in the switching signals. Like the proposed NPC inverter, the SI-NPC inverter has no short-circuit problem.

A detail comparison of the proposed and conventional three-level inverters is given in Table I. The DB-NPC inverter has high-voltage stress on D_p and D_n . The traditional NPC inverter requires dead-time in the switching signals to decrease the risk of short-circuit. The dead-time decreases the magnitude of the output waveforms and causes distortion. The dead-time limits the switching frequencies, and to achieve the same output voltage as the proposed inverter, the input voltage of the traditional NPC inverter should be increased, which increases the voltage and current stresses. Compared to the SI-NPC inverter, the proposed inverter can provide reactive power and does not generate any voltage spikes during the dead-time.

Table II shows the main advantages of the proposed cascaded inverter over the cascaded DB-NPC inverter, where n is the number of cascaded units.

The power loss of the proposed inverter is calculated for the unity power factor in the thermal module of PSIM as given in Fig. 21. The parameters for power loss distribution are given in Tables III and IV. The data is extracted from the datasheets and experiments to model the components in the thermal module. For unity power factor operation, the diodes D_p and D_n do not conduct, therefore their losses are negligible. The diodes D_p and




Fig. 19. Simulation results with a dead-time in the switching signals. (a) Traditional NPC inverter. (b) Proposed NPC inverter. (c) SI-NPC inverter in [30].




Fig. 20. Simulation results with an overlap-time in the switching signals. (a) Traditional NPC inverter. (b) Proposed NPC inverter. (c) SI-NPC inverter in [30].

TABLE I
COMPARISON OF THE PROPOSED AND CONVENTIONAL
THREE-LEVEL NPC INVERTERS

| | Traditional | DB-NPC | SI-NPC | Proposed |
|---|-------------|------------|------------|------------|
| Generate high voltage spikes during overlap-time? | Yes | No | No | No |
| Generate high voltage spikes during dead-time? | No | No | Yes | No |
| Reactive power flow operation? | Yes | Yes | No | Yes |
| No of inductors | 1 | 2 or 3 | 2 | 2 or 3 |
| No of diodes | 2 | 4 | 2 | 4 |
| No of switches | 4 | 4 | 4 | 4 |
| Voltage stress of D_p and D_n | - | V_{dc} | - | $V_{dc}/2$ |
| Voltage stress of D_1 and D_2 | $V_{dc}/2$ | $V_{dc}/2$ | $V_{dc}/2$ | $V_{dc}/2$ |
| Voltage stress of switches | $V_{dc}/2$ | $V_{dc}/2$ | $V_{dc}/2$ | $V_{dc}/2$ |
| Current stress | I_o | I_o | I_o | I_o |
| Generation of high leakage current? | No | No | No | No |
| High voltage operation? | Yes | No | Yes | Yes |

D_n conduct for the nonunity power factor operation and during the dead-time. The switching loss of S_2 and S_3 are negligible because they conduct the line-frequency current as shown in Fig. 20(b).

Although the proposed inverter requires two extra freewheeling diodes and two smaller inductors, the freewheeling diodes are cheap. The cost of RHRG3060 could be as low as \$0.86. The proposed inverter reduces the dead-time in the switching

TABLE II
ADVANTAGES OF THE PROPOSED CASCADED INVERTER OVER
THE DUAL-BUCK CASCADED INVERTER

| | Proposed | Dual-Buck |
|----------------------------------|------------|-----------|
| No of current limiting inductors | $2n+2$ | $4n$ |
| Diode voltage stress | $V_{dc}/2$ | V_{dc} |




Fig. 21. Simulated power loss in thermal module of PSIM for $P_o = 1.2$ kW, $V_{in} = 640$ V, and $v_o = 220$ V_{rms}.

signals. As a result, for the same input voltage and duty ratio, the proposed inverter generates a higher output voltage than the conventional NPC inverter. Thus, to achieve the same output voltage as the proposed inverter, the input dc voltage for the conventional inverter must be increased which elevates the voltage and current stresses. As a result, high-voltage and current rating capacitors, switches, diodes, inductors, connecting wires, and PCB layout are required, which add extra cost and size. In addition, the overall power losses increase which could put extra burden on the

TABLE III
 PARAMETERS FOR POWER LOSS DISTRIBUTION

| | |
|--|---------------|
| Power MOSFET S1-S4 | 47N60CFD |
| Power Diode D1-D4 | RHRG3060 |
| Conduction resistance of inductors seen by current at a time ($L1+Lf=L2+Lf$) | 56 m Ω |

 TABLE IV
 PARAMETERS OF THE EXPERIMENTAL PROTOTYPE

| Parameter | Symbol | Value |
|----------------------------|----------------------|-------------|
| DC-bus voltage | V_{dc} | 640 V |
| Current limiting inductors | L_1, L_2 | 50 μ H |
| Output main inductor | L_f | 0.8 mH |
| Switching frequency | f_{sw} | 30 kHz |
| Line-frequency | f | 60 Hz |
| Rated output voltage | v_o | 220 Vrms |
| MOSFETs | S_1-S_4 | 47N60CFD |
| Output capacitor | C_f | 6.8 μ F |
| Diodes | D_1, D_2, D_3, D_4 | RHRG3060 |
| Rated output power | P_o | 1.2 kW |




Fig. 22. Experimental waveforms of the input and output voltages and output current.

heatsinking requirements. As the proposed inverter eliminates the dead-time, therefore better output waveforms can be generated. On the other hand, the traditional NPC inverter requires dead-time in the switching signals which causes high distortion in the output waveforms. As a result, the size of the output filter in the traditional NPC inverter could be larger. The dead-time limits the switching frequencies. The proposed inverter does not require dead-time; therefore, it could be operated at higher switching frequencies for the reduction of passive components size.

VI. EXPERIMENTAL RESULTS

To verify the operation of the proposed three-level inverter, a 1.2-kW hardware prototype was fabricated and tested successfully. Table IV shows the parameters of the prototype. The inductance of L_1 and L_2 is 50 μ H, and L_f is 0.8 mH. For L_1 and L_2 , the toroidal core (CM400173) available in the authors laboratory is used.

Fig. 22 shows the experimental waveforms of the input voltage (V_{dc}), output voltage (v_o), dc-link capacitor voltage (V_{C1}), and output current (i_o). As shown, the output sinusoidal waveforms are generated with less distortion because the proposed inverter does not require dead-time in the switching signals. Fig. 23 shows the experimental waveforms of the currents i_{L1} and i_{L2} through the inductors L_1 and L_2 , and voltage v_{L1} across L_1 . The inductor currents are unidirectional positive, therefore no current






Fig. 23. Experimental waveforms of the inductor currents and voltage.


 Fig. 24. Experimental results of the input voltage (V_{dc}), output voltage (v_o), drain-source voltage (v_{DS3}) of switch S_3 , and voltage (v_{pn}).

 Fig. 25. Experimental waveforms of the drain-source voltage (v_{DS1}) of switch S_1 , drain-source voltage (v_{DS3}) of switch S_3 , voltage v_{Dp} across diode D_p and voltage v_{D1} across diode D_1 .

flows through the antiparallel diodes of S_2 and S_3 . The current freewheels through the external diodes D_p and D_n , which can decrease the reverse recovery loss.

Fig. 24 shows the waveforms of V_{dc} , v_o , drain-source voltage of switch S_2 (v_{DS2}), and voltage v_{pn} , where v_{pn} is the voltage between the drain of S_2 and neutral point. The voltage v_{pn} has three levels $-V_{dc}/2$, 0 and $V_{dc}/2$. The output ac voltage is obtained by filtering v_{pn} through the inductors and the output filtering capacitor C_f .

Fig. 25 shows the drain-source voltage v_{DS1} and v_{DS3} of switch S_1 and S_3 , and voltage v_{Dp} and v_{D1} across the diode D_p and D_1 , respectively. As shown, the voltage stresses of all the semiconductor devices are half of input dc voltage. Fig. 26 compares the voltage stress of the diode D_p in the proposed and conventional DB-NPC inverters. As shown, the voltage stress of the diode D_p in the proposed inverter is half of that in the conventional inverter.

Fig. 27 shows the gate-source voltage switching signals ($v_{GS1} - v_{GS4}$) of switch $S_1 - S_4$, respectively, and the inductor current i_{L1} . An overlap-time of 1 μ s is inserted in the switching signals to observe the performance of the proposed inverter.




Fig. 26. Experimental waveforms of the diode voltages of the proposed NPCI and conventional DB-NPCI.




Fig. 27. Experimental waveforms of the switching signals and inductor current with overlap-time of 1 μ s in the switching signals.




Fig. 28. Experimental waveforms of the switching signals and inductor current with dead-time of 1 μ s in the switching signals.




Fig. 29. Experimental waveforms with a partially inductive load.

The inverter works well with the overlap-time without short-circuiting or shoot-through current. Fig. 28 shows $v_{GS1} - v_{GS4}$ and the inductor current i_{L1} . A dead-time of 1 μ s is inserted in the switching signals to observe the performance of the proposed inverter. The inverter works well with the dead-time without generating voltage spikes.

Fig. 29 shows the experimental waveforms of the proposed inverter with a partially inductive load consisting of load resistance $R_L = 40 \Omega$, and load inductance $R_L = 100$ mH. Fig. 30




Fig. 30. Experimental waveforms of the inductor currents with a partially inductive load.




Fig. 31. Dynamic experimental waveforms for a step change in output voltage.




Fig. 32. Power efficiency of the proposed and conventional inverters at, $v_o = 220 V_{rms}$, and $f_{sw} = 30$ kHz.




Fig. 33. Photograph of the hardware prototype.

shows the experimental waveforms of the inductor currents and output current and voltage with a partially inductive load. Fig. 31 shows the dynamic results when the output voltage is step changed from 220 to 110 V_{rms} and back from 110 to 220 V_{rms} . The efficiencies of the proposed and conventional inverters are compared in Fig. 32. The efficiency of the conventional is lower because smaller dead-time is used in the switching signals of the proposed inverter, whereas 1 μ s dead-time is used in the switching signals of the conventional inverter to avoid short-circuit. The dead-time decreases the output voltage of the conventional inverter. To achieve the same output voltage as the proposed inverter, the input dc voltage of the conventional

inverter is increased, which increases the power loss. A photograph of the hardware prototype of the proposed inverter is shown in Fig. 33.

VII. CONCLUSION

This article presented new types of single-phase, three-phase, and cascaded NPC inverters. The proposed inverters have no short-circuit risk. The dead-time in the switching signals can be reduced. As a result, the distortion in the output waveforms can be decreased, higher switching frequencies can be used for the passive components size reduction and maximum available output voltage gain can be reached. Unlike the conventional SI-NPC inverters, the proposed inverters do not generate high-voltage spikes in the dead-time and provide reactive power. Unlike the DB-NPC inverters, the voltage stress of all the external diodes in the proposed inverter is lower. The proposed cascaded inverter inherits all the features of the proposed three-level inverter. In addition, it reduces the number of inductors by sharing the inductors between the cascaded units.

A 1.2-kW hardware prototype was fabricated and tested with various loads at the input voltage 640 V, output voltage 110/220 V_{RMS}, output power 1.2 kW, line-frequency 60 Hz, and switching frequency 30 kHz. The experimental results verified that the proposed inverter could generate good output waveforms, provide reactive power, works with dead and overlap-times, and obtains higher efficiency.

REFERENCES

- [1] M. Carpita and S. Teconi, "A novel multilevel structure for voltage source inverter," in *Proc. Eur. Conf. Power Electron.*, 1991, pp. 90–94.
- [2] S. Allebrod, R. Hamerski, and R. Marquardt, "New transformerless, scalable modular multilevel converters for HVDC-transmission," in *Proc. IEEE Power Electron. Specialists Conf.*, 2008, pp. 174–179.
- [3] L. M. Tolbert, F. Zheng Peng, and T. G. Habetler, "Multilevel converters for large electric drives," *IEEE Trans. Ind. Appl.*, vol. 35, no. 1, pp. 36–44, Jan./Feb. 1999.
- [4] T. A. Meynard, H. Foch, P. Thomas, J. Courault, R. Jakob, and M. Nahrstaedt, "Multicell converters: Basic concepts and industry applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 955–964, Oct. 2002.
- [5] J. Shi, W. Gou, H. Yuan, T. Zhao, and A. Q. Huang, "Research on voltage and power balance control for cascaded modular solid-state transformer," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1154–1166, Apr. 2011.
- [6] C. Hochgraf, R. Lasseter, D. Divan, and T. A. Lipo, "Comparison of multilevel inverters for static var compensation," in *Proc. IEEE Ind. Appl. Soc. Annu. Meeting*, 1994, pp. 921–928.
- [7] T. A. Meynard and H. Foch, "Multilevel choppers for high voltage applications," *Eur. Power Electron. Drives J.*, vol. 2, no. 1, Mar. 1992, Art. no. 41.
- [8] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, Sep./Oct. 1981.
- [9] J.-S. Lai and F. Z. Peng, "Multilevel converters—a new breed of power converters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 509–517, May/Jun. 1996.
- [10] P. Hammond, "A new approach to enhance power quality for medium voltage ac drives," *IEEE Trans. Ind. Appl.*, vol. 33, no. 1, pp. 202–208, Jan./Feb. 1997.
- [11] J. Wen and K. M. Smedley, "Synthesis of multilevel converters based on single- and/or three-phase converter building block," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1247–1256, May 2008.
- [12] P. Lezana and G. Ortiz, "Extended operation of cascade multicell converters under fault condition," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2697–2703, Jul. 2009.
- [13] M. Calais and V. G. Agelidis, "Multilevel converters for single-phase grid connected photovoltaic systems—An overview," in *Proc. IEEE Int. Symp. Ind. Electron.*, 1998, pp. 224–229.
- [14] R. Gonzalez, E. Gubia, J. Lopez, and L. Marroyo, "Transformerless single-phase multilevel-based photovoltaic inverter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2694–2702, Jul. 2008.
- [15] F. Z. Peng, "Z-source inverter," *IEEE Trans. Ind. Appl.*, vol. 39, no. 2, pp. 504–510, Mar./Apr. 2003.
- [16] L. Ben Brahim, "On the compensation of dead time and zero-current crossing for a PWM-inverter-controlled AC servo drive," *IEEE Trans. Ind. Electron.*, vol. 51, no. 5, pp. 1113–1118, Oct. 2004.
- [17] L. Chen and F. Z. Peng, "Dead-time elimination for voltage source inverters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 574–580, Mar. 2008.
- [18] D. Leggate and R. J. Kerkman, "Pulse-based dead-time compensator for PWM voltage inverters," *IEEE Trans. Ind. Electron.*, vol. 44, no. 2, pp. 191–197, Apr. 1997.
- [19] V. M. Cardenas, S. Horta, and R. Echavarria, "Elimination of dead time effects in three phase inverters," in *Proc. IEEE Int. Power Electron. Congr.*, Oct. 1996, pp. 258–262.
- [20] N. Urasaki, T. Senjyu, K. Uezato, and T. Funabashi, "An adaptive dead-time compensation strategy for voltage source inverter fed motor drives," *IEEE Trans. Power Electron.*, vol. 20, no. 5, pp. 1150–1160, Sep. 2005.
- [21] V. Yousefzadeh and D. Maksimovic, "Sensorless optimization of dead times in DC–DC converters with synchronous rectifiers," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 994–1002, Jul. 2006.
- [22] A. C. Oliveira, C. B. Jacobina, and A. M. Nogueira Lima, "Improved dead-time compensation for sinusoidal PWM inverters operating at high switching frequencies," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 2295–2304, Aug. 2007.
- [23] F. Z. Peng, "Revisit power conversion circuit topologies—recent advances and applications," in *Proc. IEEE Int. Power Elect. Motion Conf.*, May 2009, pp. 188–192.
- [24] L. M. Tolbert, F. Z. Peng, F. H. Khan, and S. Li, "Switching cells and their implications for power electronic circuits," in *Proc. IEEE Int. Power Electr. Motion Conf.*, 2009, pp. 773–779.
- [25] E.-C. Lee, N.-S. Choi, and H.-J. Kim, "Neutral-point clamped n-level multilevel converter without dead time and shoot-through problem," *Electron. Lett.*, vol. 53, no. 15, pp. 1066–1067, Jul. 2017.
- [26] S. S. Belkhole, A. Shukla, and S. Doolla, "Split-output hybrid active neutral-point-clamped converter for MV applications," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 2, no. 2, pp. 184–195, Apr. 2021.
- [27] L. Zheng, K. Sun, Y. Xing, and J. Zhao, "A family of five-level dual-buck full-bridge inverters for grid-tied applications," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 7029–7042, Oct. 2016.
- [28] L. Zhang, T. Zhu, L. Chen, and K. Sun, "A systematic topology generation method for dual-buck inverters," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2016, pp. 1–6.
- [29] N. Sun, L. Zhang, Y. Xing, M. Xu, Y. Fang, and X. Ma, "A five level dual buck full bridge inverter with neutral point clamp for grid connected PV application," in *Proc. 37th Annu. Conf. IEEE Ind. Electron. Soc.*, 2011, pp. 1041–1045.
- [30] H. Xiao and S. Xie, "Transformerless split-inductor neutral point clamped three-level PV grid-connected inverter," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1799–1808, Apr. 2012.
- [31] M. Liu, F. Hong, and C.-H. Wang, "A novel flying-capacitor dual buck three-level inverter," in *Proc. 28th Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2013, pp. 502–506.
- [32] F. Wu, H. B. Gooi, and B. Li, "A novel dual topology modes cascaded neutral-point-clamped grid-connected inverter," in *Proc. 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, 2016, pp. 2224–2228.
- [33] C. Liu *et al.*, "Cascaded dual-boost/buck active-front end converter for intelligent universal transfer," *IEEE Trans. Ind. Electron.*, vol. 59, no. 12, pp. 4671–4680, Dec. 2012.
- [34] P. W. Sun, C. Liu, J.-S. Lai, and C.-L. Chen, "Cascade dual buck inverter with phase-shift control," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 2067–2077, Apr. 2012.
- [35] A. A. Khan, H. Cha, and J. Lai, "Cascaded dual-buck inverter with reduced number of inductors," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 2847–2856, Apr. 2018.
- [36] A. A. Khan, H. Cha, J. Baek, J. Kim, and J. Cho, "Cascaded dual-buck AC–AC converter with reduced number of inductors," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7509–7520, Oct. 2017.
- [37] D. Garabandic, "Method and apparatus for reducing switching losses in a switching circuit," U.S. Patent 6 847 196, Aug. 2002.
- [38] Z. Yao, L. Xiao, and Y. Yan, "Dual-buck full-bridge inverter with hysteresis current control," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3153–3160, Aug. 2009.

- [39] Z. Yao, "Review of dual-buck type single-phase grid-connected inverters," *IEEE J. Sel. Emerg. Topics Power Electron.*, vol. 9, no. 4, pp. 4533–4545, Aug. 2021.
- [40] X. Xing, L. Zheng, Y. He, J. Shi, and C. Wang, "Half-cycle control method of the bidirectional three-phase dual-buck inverter without zero crossing distortion," *IEEE J. Sel. Emerg. Topics Power Electron.*, vol. 9, no. 2, pp. 2088–2097, Apr. 2021.
- [41] P. Sun, C. Liu, J.-S. Lai, C.-L. Chen, and N. Kees, "Three-phase dual-buck inverter with unified pulse width modulation," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1159–1167, Mar. 2012.
- [42] A. A. Khan, H. Cha, H. F. Ahmed, J. Kim, and J. Cho, "A highly reliable and high efficiency quasi single-stage buck-boost inverter," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4185–4198, Jun. 2017.
- [43] A. A. Khan and H. Cha, "Dual-buck-structured high-reliability and high-efficiency single-stage buck-boost inverters," *IEEE Trans. Ind. Electron.*, vol. 65, no. 4, pp. 3176–3187, Apr. 2018.
- [44] H. Shin, H. Cha, H. Kim, and D. Yoo, "Novel single-phase PWM AC-AC converters solving commutation problem using switching cell structure and coupled inductor," *IEEE Trans. Power Electron.*, vol. 30, no. 4, pp. 2137–2147, Apr. 2015.
- [45] A. A. Khan, H. Cha, and H. F. Ahmed, "An improved single-phase direct PWM inverting buck-boost ac-ac converter," *IEEE Trans. Ind. Electron.*, vol. 63, no. 9, pp. 5384–5393, Sep. 2016.



Ashraf Ali Khan (Member, IEEE) received the B.E. (hons.) degree in electronics engineering from the National University of Sciences and Technology, Islamabad, Pakistan, in 2012, and the M.S. combined Ph.D. degree in energy engineering from Kyungpook National University, Daegu, South Korea, in 2018.

He is working as a Research Consultant with King Abdullah University of Science and Technology, Thuwal, Saudi Arabia. His research interests include high-efficiency energy systems and power factor correction circuits.



Usman Ali Khan (Student Member, IEEE) received the B.Sc. (hons.) degree in computer technology from the University of Swat, Mingora, Pakistan, in 2016, and the M.S. degree in energy engineering (power electronics) from Kyungpook National University, Daegu, South Korea, in 2019. He is currently working toward the Ph.D. degree in electrical engineering with the Department of Electrical and Electronics Engineering, Yonsei University, Seoul, South Korea.

His research interests include multilevel converter systems and grid-connected inverters.



Hafiz Furqan Ahmed received the B.E. (hons.) degree in electronics engineering from the National University of Sciences and Technology, Islamabad, Pakistan, in 2012, and the M.S. combined Ph.D. degree in energy engineering from Kyungpook National University, Daegu, South Korea, in 2017.

He is currently working as a Postdoctoral Researcher with Khalifa University, Abu Dhabi, UAE. His research interests include grid-connected inverters and ac-ac converters for grid voltage compensation.



Honnyong Cha (Senior Member, IEEE) received the B.S. and M.S. degrees in electronics engineering from Kyungpook National University, Daegu, South Korea, in 1999 and 2001, respectively, and the Ph.D. degree in electrical engineering from Michigan State University, East Lansing, MI, USA, in 2009.

From 2001 to 2003, he was a Research Engineer with the Power System Technology Company, Ansan, South Korea. From 2010 to 2011, he worked as a Senior Researcher with the Korea Electrotechnology Research Institute, Changwon, South Korea. In 2011, he joined School of Energy Engineering, Kyungpook National University. In 2017, he was with the Future Energy Electronics Center, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, as a Visiting Scholar. His research interests include high-power dc-dc converters, dc-ac inverters, Z-source inverters, and power conversion for electric vehicles and wind power generation.



Shehab Ahmed (Senior Member, IEEE) received the degrees in computer engineering from Texas A&M University, College Station, TX, USA, in 2000 and 2007, respectively.

He was with Schlumberger Technology Corporation, Houston, TX, USA, from 2001 to 2007, developing downhole mechatronic systems for oilfield service products. He was with Texas A&M University, Qatar, from 2007 to 2018. He joined King Abdullah University of Science and Technology (KAUST), Daegu, South Korea, in 2018, where he is currently a Professor of electrical engineering with the CEMSE Division, KAUST, Saudi Arabia. His research interests include subsurface mechatronics, solid-state power conversion, and electric machines.