

Single phase transformerless inverter topology with reduced leakage current for grid connected photovoltaic system

Zameer Ahmad*, S.N. Singh

Alternate Hydro Energy Centre, Indian Institute of Technology, Roorkee, India



ARTICLE INFO

Article history:

Received 26 May 2017

Received in revised form 21 July 2017

Accepted 26 August 2017

Keywords:

Leakage current

Common mode voltage

Photovoltaic

Transformerless

ABSTRACT

Leakage current is the main concern of the grid connected transformerless photovoltaic (PV) inverters. Many single phase transformerless inverter topologies with reduced leakage current have been introduced in the past few years. These are mainly classified on the basis of leakage current reduction methods Galvanic isolation without- common mode voltage (CMV) clamping and with-CMV clamping. It has been shown that leakage current generation is highly dependent on CMV. CMV of the topologies without- CMV clamping oscillates and oscillation amplitude depends on switches' junction capacitances and parasitic parameters of the topology. In order to eliminate the leakage current completely, CMV must be constant throughout the inverter operation. Moreover, inverter should also be capable to inject definite amount of reactive power into the grid, as demanded by the international regulations. In this study, reduced leakage current CMV clamped topology is proposed which can eliminate leakage current and capable of injecting reactive power into the grid. Total harmonic distortions (THD) of injected grid current at various solar irradiance levels are also analyzed. In order to verify the theoretical explanations, the proposed topologies are simulated in Matlab/Simulink environment. Finally, the simulated results are validated experimentally.

© 2017 Elsevier B.V. All rights reserved.

1. Introduction

PV systems are mainly categorized as: stand-alone system and grid connected system. Stand-alone system supply power directly to load or electrical appliance. It is integrated with energy storage (battery) system. In contrast, grid connected PV system supply generated energy into the utility grid for direct transmission, distribution, and consumption. As energy storage system is not needed, grid connected PV system is more cost effective and maintenance free [1–5]. It account for more than 99% of the globally installed PV power [6].

Based on the galvanic isolation, grid connected PV inverter topologies are grouped into transformerless and with transformer. The main functions of transformer are to provide voltage amplification and galvanic isolation between PV modules and the grid [7]. Thus, it prevents flow of dc current and leakage current injection into the grid [8]. Transformer can be of low frequency (LF) or high frequency (HF), depending on PV modules configuration. LF transformers are heavy, bulky and expensive and these reduce the system efficiency because of power loss in windings [9–11]. Even

though, significant reduction in size and weight can be achieved by using HF transformer. The efficiency of the entire system is still low due to multiple converter stages (dc-dc and dc-ac) [12]. Hence, transformerless inverter topologies are introduced for PV application to overcome these issues. It can improve the system efficiency by 1–2% [13]. Furthermore, they are lighter, smaller and lower in cost.

Although the transformerless PV inverter has many advantages, high leakage current is the main concern. Because of the absence of transformer, a galvanic connection is formed which provide path for leakage current to flow from PV module to the grid [10,14]. At the same time, parasitic capacitor, which is formed between PV cells and metallic frame of module, generates high leakage current if high frequency potential is applied across it. The leakage current increases the total harmonic distortion (THD) of the grid current, electromagnetic interference (EMI) and system losses, and it causes personal safety problems [10,11,14–17].

There are mainly three modulation techniques: unipolar, bipolar and hybrid modulation, which can be used for single phase full bridge (H4) transformerless PV inverter. CMV, leakage current and efficiency characteristics change according to the modulation schemes. In case of unipolar modulation and hybrid modulation three-level voltage ($0 \rightarrow +V_{PV} \rightarrow 0 \rightarrow -V_{PV} \rightarrow 0$) is generated across filter, yielding lower core losses [18]. However, they generate high

* Corresponding author.

E-mail address: zameerahmadphd@gmail.com (Z. Ahmad).




Fig. 1. The existing H6- topology and switching waveforms.

leakage current because of high frequency CMV. In case of bipolar modulation two-level voltage ($+V_{PV}$, $-V_{PV}$) is generated, yielding higher core losses. Moreover, it generates constant CMV, hence leakage current is low.

Leakage current problems can be solved by using bipolar sinusoidal pulse width modulation (SPWM) technique. However, efficiency of bipolar SPWM inverter is lower compared to unipolar SPMW inverter because of higher core losses of filter inductors and switching losses [7]. Thus, many inverter topologies have been introduced, which have advantages of both unipolar and bipolar modulation techniques: high efficiency and low leakage current. These topologies are mainly classified on the basis of leakage current reduction methods: Galvanic isolation without- CMV clamping and with-CMV clamping. The detailed classification was presented in Ref. [18]. CMV of the topologies based on without-CMV clamping oscillates and oscillation amplitude depends on switches' junction capacitances and parasitic parameters of the topology [13,19]. It has been shown that leakage current generation is highly dependent on CMV, especially, high frequency components. In order to minimize the leakage current completely, CMV must be constant throughout the inverter operation (power transfer states and zero voltage states). Moreover, inverter should also be capable to inject definite amount of reactive power into the grid as demanded by the international regulations [20]. It is reported [21] that without CMV clamped topologies, such as HERIC, H5 and H6 families, do not comply with IEEE-1547 standard [22] and these inject more than 5% grid current THD at low solar irradiance levels. It is due to oscillation of CMV during zero voltage states. Hence, these topologies are equipped with extra common mode filter (CMF) which burdens on cost and power density of the inverters [13].

In this paper, reduced leakage current CMV clamped topology is proposed which can eliminate leakage current and is capable of injecting reactive power into the grid. The CMV of the proposed topology remains constant throughout inverter operations and it eliminates the requirement of extra CMF. Moreover, THD analysis of the proposed topology is carried out at various solar irradiance levels (100–1000 W/m²) and the results are found within specified limit.

This paper is organized as follows. Section 2 presents analysis on existing H6 transformerless inverter topology. Leakage current generation and switches' junction capacitances are discussed in Section 3. Proposed topologies are presented in Section 4. In Section 5, simulation analysis is carried out. Section 6 presents power

loss and junction temperature calculation. Experimental results are presented in Section 7 and finally, Section 8 concludes the paper.

2. Analysis on existing H6 topologies

In Ref. [23], a H6 without CMV clamped topology, as shown in Fig. 1(a), was proposed to overcome the drawback of the MOSFET based H6 topologies presented in Refs. [24,25]. These MOSFET based topologies were not capable to handle the reactive power flow. The existing H6 topology composed of six active switches S1–S6 which was derived from H4 topology by inserting two additional switches S5 and S6. Control strategies of switches are illustrated in Fig. 1(b). Depending on grid voltage polarity, switches S1–S4 are commutated diagonally at switching frequency to generate unipolar inverter output voltage. During positive grid voltage, S1 and S4 are switched at high frequency; S2 and S4 are OFF, S5 is ON and S6 is switched complementary to S1 and S4. During negative grid voltage, S1 and S4 are switched at high frequency; S2 and S4 are OFF, S5 is ON and S6 is switched complementary to S1 and S4. The switches S5 and S6 and their anti-parallel body diodes D5 and D6 provide path for freewheeling current during zero voltage state.

In this without-CMV clamped topology, output terminals (A and B) are connected to positive V_{PV} and negative V_{PV} (N) during active modes of inverter. Hence, during conduction periods, CMV can be $V_{PV}/2$ (e.g. during positive grid voltage polarity, $V_{CMV} = (V_{AN} + V_{BN})/2 = (V_{PV} + 0)/2 = V_{PV}/2$). However, during zero voltage or freewheeling periods, PV modules are disconnected from the grid. Therefore, the inverter output terminals (A and B) are floating with respect to the dc link. Hence, CMV ($V_{CMV} = (V_{AN} + V_{BN})/2$) is oscillating during this period and can not be determined by switching state. The CMV amplitude oscillation depends on switches' junction capacitances and parasitic parameters of the topology. Common mode (CM) and differential mode (DM) voltages of existing H6 topology are given in Table 1.


3. Leakage current generation and switches junction capacitances

In practical applications, junction capacitance of switches' varies from several hundred picofarads to few nanofarads [13] which cannot be ignored. When inverter commutes from power transfer state to freewheeling state (galvanic isolation or decoupling state),

Table 1

CM and DM characteristics of H6 topology.

Operation mode	H6 topology			
	During positive grid voltage	During negative grid voltage	Active mode	Freewheeling mode
CMV	V _{PV} /2	V _{PV} /2(floating)	V _{PV} /2	V _{PV} /2(floating)
DMV	+V _{PV}	0	-V _{PV}	0

**Fig. 2.** Transient state model of H5 topology.

slopes of output voltages V_{AN} and V_{BN} depend on junction capacitance of switches'. As a result, CMV gets affected and contributes to leakage current generation because CMV is one of the main causes for leakage current. In order to investigate the leakage current generation due to junction capacitances, the H5 topology [26] is adopted. The grid and PV modules are directly connected through filter inductors during power transfer stage. Therefore, the effect of junction capacitance on CMV is insignificant. However, switches S5 and S4 are switched OFF simultaneously during transient state as shown in Fig. 2(a) and diode D3 does not conduct to go in freewheeling state. At this instant, the capacitors C_{S5} and C_{S2} are charged, and C_{S4} and C_{S3} are discharged. The equivalent simplified circuit of transient state is depicted in Fig. 2(b).

When diode D3 starts conducting during freewheeling state, the voltages V_{AN} and V_{BN} can be derived by using KCL,


$$V_{AN} = V_{BN} = \frac{C_{S2} + C_{S5}}{C_{S2} + C_{S5} + C_{S4}} \times V_{PV} \quad (1)$$

During freewheeling state, the CMV can be expressed by using equation,

$$V_{CMV} = \frac{V_{AN} + V_{BN}}{2} = \frac{C_{S2} + C_{S5}}{C_{S2} + C_{S5} + C_{S4}} \times V_{PV} \quad (2)$$

It is clear from Eq. (2) that CMV will remain constant and is equal to $V_{PV}/2$, only if $C_{S4} = C_{S2} + C_{S5}$. Unfortunately, it is not possible in practical applications. Hence, junction capacitors and output filter inductors form a resonant circuit to provide path for leakage current as shown in Fig. 3.

In order to completely eliminate the leakage current, galvanic isolation accompany with CMV clamping should be employed to keep CMV constant throughout inverter operation. Generally, the clamping branch consists of active switches (IGBTs) or passive switches (diodes) and a capacitor divider, which guarantee that CMV is fixed to half of the input DC link voltage during freewheeling periods. Hence, a modified H6 topology with active CMV clamping is proposed, which is discussed in Section 4.

**Fig. 3.** Resonant circuit formed during freewheeling path.

4. Proposed topology and modulation strategy

Based on the above analysis, improved CMV clamped H6 topology is proposed for the grid connected PV system as shown in Fig. 4(a). The proposed topology is modified by adding an active switch (IGBT), S7 to the existing H6 topology. The voltage divider is made up of C_{PV1} and C_{PV2} . Switches S1–S4 are switches of H4 topology. The switches, S5 and S6, and anti-parallel diodes, D5 and D6, provide current path during freewheeling periods. Switching control pulses of the proposed topology are illustrated in Fig. 4(b). The Switches S1–S4 are switched at high frequency to generate unipolar inverter output voltage during power transfer state. While, the switch S7 is commutated at high frequency during freewheeling period to clamp the CMV and avoid floating of terminals A and B.

4.1. Operation modes of proposed topology

In order to generate the unipolar three-levels voltage, inverter operations are divided into four modes in a full grid voltage cycle (positive and negative grid voltages). These operation modes are described as follows:

Mode-I: During positive grid voltage

The switches S1 and S4 commute at high frequency and S2 and S3 are OFF as shown in Fig. 4(b). Switch S5 is ON and S6 is switched




Fig. 4. Proposed H6 topology and switching waveforms.

Table 2

Operation and main features of proposed topologies.

Operation mode	Proposed topology			
	During positive grid voltage		During negative grid voltage	
	Active mode	Freewheeling mode	Active mode	Freewheeling mode
Switches state	S5 is ON; S1 and S4 are switched at f_s , S2 and S3 are OFF.	S5 and D6 are ON; S7 is switched at f_s .	S6 is ON; S3 and S2 are switched at f_s , S1 and S4 are OFF.	S6 and D5 are ON; S7 is switched at f_s .
Current Path	S1, L1, Grid, L2, S5, S4	L1, Grid, L2, D5, S6	S3, L2, Grid, L1, S6, S2	L2, Grid, L1, S5, D6
CMV	$V_{PV}/2$	$V_{PV}/2$ (fixed)	$V_{PV}/2$	$V_{PV}/2$
DMV	$+V_{PV}$	0	$-V_{PV}$	0

complementary to S1 and S4. Active current flows through S1, L1, grid, L2 and S4. The voltage V_{AB} is V_{PV} and CMV becomes,

$$V_{CMV} = \frac{V_{AN} + V_{BN}}{2} = \frac{V_{PV} + 0}{2} = \frac{V_{PV}}{2} \quad (3)$$

Mode-II: Freewheeling period during positive grid voltage

The switches, S1 and S4 are OFF and S6 and S7 are ON. Free-wheeling current flows through L1, grid, L2, anti-parallel diode D6 and S5. The terminal voltages V_{AN} and V_{BN} are clamped to $V_{PV}/2$ by the switch S7. Hence CMV becomes,

$$V_{CMV} = \frac{V_{AN} + V_{BN}}{2} = \left(\frac{V_{PV}}{2} + \frac{V_{PV}}{2} \right) \div 2 = \frac{V_{PV}}{2} \quad (4)$$

Mode-III: During negative grid voltage

The switches S2 and S3 commute at high frequency and S1 and S4 are OFF as shown in Fig. 4(b). The switch S6 is ON and S5 is switched complementary to S2 and S3. Active current flows through S3, S6, L2, grid, L1 and S2. The voltage V_{AB} is V_{PV} and CMV becomes,

$$V_{CMV} = \frac{V_{AN} + V_{BN}}{2} = \frac{0 + V_{PV}}{2} = \frac{V_{PV}}{2} \quad (5)$$

Mode-IV: Freewheeling period, during negative grid voltage

The switches S2 and S3 are OFF whereas, S6 and S7 are ON. Free-wheeling current flows through L2, grid, L1, anti-parallel diode D5 and S6. The terminal voltages V_{AN} and V_{BN} are clamped to $V_{PV}/2$ by the switch S7. Hence CMV becomes,

$$V_{CMV} = \frac{V_{AN} + V_{BN}}{2} = \left(\frac{V_{PV}}{2} + \frac{V_{PV}}{2} \right) \div 2 = \frac{V_{PV}}{2} \quad (6)$$

It is clear from Eqs. (3)–(6) that CMV is constant and equal to $V_{PV}/2$ in all the four operation modes. It is shown in simulation and experimental results that improved clamped branch fixes the

CMV to $V_{PV}/2$ throughout inverter operation and is independent of switches' junction capacitors. The operation modes and main features of proposed topology are summarized in Table 2.

5. Simulation results

Performance analysis of existing H6 and the proposed topology are carried out on Matlab/Simulink. All simulations are based on the same parameters. The PV array consists of 12 series connected Sanyo HIP-225 HDE1 modules. P&O algorithm is implemented for maximum power tracking [27]. The stray parasitic capacitance (C_{PV}) is modeled with two capacitors of 100nF/kW connected to the PV terminals and the ground. The ground resistance (R_G) of 11 Ω is taken [11]. The output filter inductor is 3mH each. The grid phase voltage is 230V (RMS) with frequency (f) of 50 Hz. The switching frequency (f_s) is 10 kHz. The switches' junction capacitors of 10 pF are taken. In order to analyse the reactive power handling capability, 0.95 lagging power factor is applied. In order to demonstrate the effectiveness of the inverter model following transients condition have been applied. (i) Sudden change in Solar Irradiance (from 1000 W/m² to 500 W/m²), (ii) transient from unity power factor to lagging power factor and (iii) transient from unity power factor to leading power factor (iv) sudden dip in grid voltage (230V–180V rms). Fig. 5 shows the inverter model is capable of handling transient regimes.

Figs. 6–9 show simulated waveforms of DM and CM characteristic of the existing H6 and the proposed H6 topologies at unity and 0.95 lagging power factor. It can be seen that these topologies are generating unipolar three-level inverter output voltage. This reduces output current ripple, inductor losses of filter and filter size as compared to bipolar modulation. However, CM characteristic voltages waveforms, V_{AN} , V_{BN} and CMV of existing H6 topology




Fig. 5. Transients applied to modeled inverter (a)Sudden change in Solar Irradiance (from 1000 W/m² to 500 W/m²), (b) transient from unity power factor to lagging power factor, (c) transient from unity power factor to leading power factor and (d) sudden dip in grid voltage (230 V–180 V rms).

as shown in Figs. 6 (b) and 8 (b), are oscillating. The amplitude of oscillation varies with switches' junction capacitances. Hence, leakage current is not completely eliminated. Moreover, Figs. 8 and 9 show reactive power carrying capability of the topologies. It can be

observed that the grid current distortions have not been increased much with reactive power flow.

The above discussed problems of existing H6 transformerless inverter topology such as leakage current and oscillation of CMV due to switches' junction capacitors have been resolved by the use




Fig. 6. The existing H6 topology (a) DM characteristics at UPF, (b) CM characteristics.




Fig. 7. Proposed H6 topology at UPF (a) DM characteristics, (b) CM characteristics.

of clamping branch in the proposed topology. CM characteristics voltages V_{AN} and V_{BN} of the proposed topology, as shown in Figs. 7 (b) and 9 (b), are exactly complementary to each other. Hence, CMV is completely clamped to 200 V throughout the inverter operation (conduction as well as freewheeling period). As a result, leakage current is totally eliminated. Moreover, the proposed topology has excellent reactive power handling capability without having distortion in grid current as depicted in Fig. 9(a).

6. Power losses and junction temperature calculation

Losses in semiconductor switch are evaluated on the basis of the device specifications given in datasheets and calculations [28–33]. The losses analysis is carried out by using PSIM thermal module [33]. Specifications of the IGBT and diodes used in the simulations are given in Table 3.

Table 3
Parameters for losses analysis [33,34].

Parameter/specification	Value
IGBT	FGA3060ADF, 600 V, 30 A (Fairchild Semiconductor)
Diode	ISL9R3060G2, 600 V, 30 A (Fairchild Semiconductor)
Frequency	50 Hz
Saturation voltage	1.8 V
Forward voltage	2.3 V
Junction temperature, $T_j(\max)$	175 °C
Turn-ON switching loss @ 400 V	1430 μ J
Turn-OFF switching loss @ 400 V	310 μ J
$P_{Cond,IGBT}$ calibration factor	1
$P_{SW,IGBT}$ calibration factor	1
$P_{Cond,Diode}$ calibration factor	1
$P_{SW,Diode}$ calibration factor	1




Fig. 8. The existing H6 topology with reactive power flow (a) DM characteristics, (b) CM characteristics.




Fig. 9. Proposed H6 topology with reactive power flow (a) DM characteristics, (b) CM characteristics.




Fig. 10. The switches power loss.

The power loss calculation of IGBT and anti-parallel diode are described as follows.

6.1. IGBT loss calculations

The conduction losses ($P_{\text{Cond.IGBT}}$) of IGBT can be calculated by using the following equations,

$$P_{\text{Cond.IGBT}} = V_{ce}(\text{sat}) \times I_c \quad (7)$$

where, $V_{ce}(\text{sat})$ is IGBT saturation voltage and I_c is the collector current.

The IGBT turn-ON ($P_{\text{ON.IGBT}}$) and turn-OFF losses can be calculated by,

$$P_{\text{ON.IGBT}} = E_{\text{ON}} \times f \times \frac{V_{CC}}{V_{CC,\text{datasheet}}} \quad (8)$$

$$P_{\text{OFF.IGBT}} = E_{\text{OFF}} \times f \times \frac{V_{CC}}{V_{CC,\text{datasheet}}} \quad (9)$$

where, E_{ON} and E_{OFF} are the IGBT turn-ON and turn-OFF energy losses respectively; f is the frequency as defined in the input parameters; V_{CC} is the actual dc bus voltage, and $V_{CC_datasheet}$ is the dc bus voltage in the E_{ON} and E_{OFF} characteristics of the datasheet.

The IGBT switching losses (P_{SW_IGBT}) can be calculated by equations,

$$P_{SW_IGBT} = P_{ON_IGBT} + P_{OFF_IGBT} \quad (10)$$

$$P_{SW_IGBT} = E_{ON} \times f \times \frac{V_{CC}}{V_{CC_datasheet}} + E_{OFF} \times f \times \frac{V_{CC}}{V_{CC_datasheet}} \quad (11)$$

6.2. Diode loss calculation

The diode conduction loss (P_{Cond_Diode}) is calculated using the following equations,

$$P_{Cond_Diode} = V_F \times I_F \quad (12)$$

where, V_F is the diode forward voltage drop and I_F is the diode forward current. The diode turn-on losses are neglected. The diode turn-off losses (P_{OFF_Diode}) due to reverse recovery are given as:

$$P_{OFF_Diode} = E_{rr} \times f \times \frac{V_R}{V_{R_datasheet}} \quad (13)$$

Or

$$P_{OFF_Diode} = \frac{1}{4} \times Q_{rr} \times V_R \times f \quad (14)$$

Or

$$P_{OFF_Diode} = \frac{1}{8} \times T_{rr} \times I_{rr} \times V_R \times f \quad (15)$$

where, E_{rr} is the reverse recovery energy losses; Q_{rr} is the reverse recovery charge; V_R is the reverse blocking voltage; $V_{R_datasheet}$ is the reverse blocking voltage in the E_{rr} characteristics of the datasheet; T_{rr} is the reverse recovery time; I_{rr} is the peak reverse recovery current; and f is the frequency as defined in the input parameters. Whenever E_{rr} is given, it will be used to calculate the losses. If E_{rr} is not given, Q_{rr} will be used. If both E_{rr} and Q_{rr} are not given, t_{rr} and I_{rr} will be used to calculate the diode turn-off losses. The diode switching losses (P_{SW_Diode}) can be given as,

$$P_{SW_Diode} = P_{ON_Diode} + P_{OFF_Diode} \quad (16)$$

The total power losses of proposed H6 inverter and individual switches are shown in Fig. 10. It can be seen that the power losses of switches S1–S4 are same which less than the S5 and S6. The switches power loss increase the junction temperature. The junction temperature of switches should be less than the maximum junction temperature provided by the manufacturers. The junction temperature is function of the switches power loss and thermal resistance, which can be expressed as,

$$T_j = R_{th(s-a)} \times P + R_{th(c-s)} \times P + R_{th(j-c)} \times P + T_a \quad (17)$$

where, T_j , $R_{th(s-a)}$, $R_{th(c-s)}$, $R_{th(j-c)}$, P and T_a are the junction temperature, thermal impedance (ambient to heat sink), thermal impedance (heat sink to circuit element), thermal impedance (circuit element to heat sink), power loss and ambient temperature respectively.

The thermal impedance can be modeled as a Foster model reported in Refs. [35–37]. Details of the thermal modeling of power semiconductors can be found in Ref. [37].

7. Experimental Results

In order to validate the simulation results for the existing H6 and proposed H6 topologies experimentally, a universal inverter has been built using the same components. Inverter specifications are illustrated in Table 4. Control algorithms were implemented in

Table 4
Inverter specifications [32].

Parameter/specification	Value
Rated power	3 kW
DC input voltage	400 V
Grid voltage	1-Ph–230 V (RMS), 50 Hz
Switching frequency	10 kHz
Dead time	2.5 μs
dc-link capacitors	2200 μF
IGBT	FGA3060ADF, 600 V, 30 A
Diode	ISL93060G2, 600 V, 30 A
Filter inductors	3 mH
Filter capacitor	6 nF
Stray capacitors	300 nF

OPAL-RT (OP-5600), a real time digital simulator. DC power supply (Chroma 62000 H-S) was utilized in place of PV system. The stray parasitic capacitances (C_{PV}) of PV modules are emulated with two capacitors of 300 nF connected to the positive and negative terminal of dc supply and the neutral of the load. The different waveforms were captured using digital oscilloscope.

Experimental DM and CM characteristics waveforms of the existing H6 and proposed H6 topologies are shown in Figs. 11–14. DM characteristics of these topologies, as shown in Figs. 11 (a)–14 (a), are similar to the simulation results. Inverter output voltages V_{AB} of both topologies are unipolar and the injected grid current is synchronized with the grid voltage. The RMS value of leakage current, as shown in Figs. 11 (c)–14 (c), for H6 and proposed H6 topologies are 22.3 mA, 8.3 mA and 23.7 mA, 9.1 mA at unity and lagging power factors respectively. The proposed CMV clamped topology is generating much lower leakage current compared to without CMV clamped H6 topology. This is because high frequency components of CMV are not completely clamped in case of without CMV clamped H6 topology. The voltages V_{AN} and V_{BN} of H6 are oscillating as shown in Figs. 11 (b) and 13 (b). Hence, CMV oscillates and oscillation amplitude depends on switches' junction capacitances. As a result, leakage current is high in H6 topology. Moreover, Fig. 13 shows reactive power carrying capability of H6 topology, it can be observed that grid current distortions have not been increased with reactive power flow, as shown in Fig. 13(a). Its reactive power carrying capability is good. In contrast, CM characteristics voltages V_{AN} and V_{BN} of proposed topology at unity and lagging power factor, as shown in Figs. 12 (b) and 14 (b), are exactly complementary to each other. Hence, CMV is constant throughout inverter operations. As a result leakage current is reduced to very low value which eliminates requirement of additional CM filter. Moreover, proposed topology has excellent reactive power handling capability without having distortion in grid current as depicted in Fig. 14(a). The effect of switches' junction capacitances on CMV characteristics voltages V_{AN} , V_{BN} and CMV of H6 and the proposed topologies are illustrated in Fig. 15(a) and (b) respectively. It can be observed that improved clamped branch fixes the CMV to 200 V throughout inverter operation and is independent of switches' junction capacitors.

The injected grid current THD of H6 and proposed H6 topologies are measured by FLUKE 43B power quality analyzer. Injected grid current THD for these topologies are 2.1%, 1.7% and 3.8%, 2.3% at unity and lagging power factors respectively. The grid Current THD are also measured at various solar irradiance levels (100–1000 W/m²) as illustrated with the grid injected current waveforms in Table 5a. It has been observed that the topology H6 is generating high THD at low solar irradiance levels. Topology H6 does not comply with international standard (THD < 5%) after 600 W/m². The high value of THD may be due to oscillation of CMV due to switches' junction capacitors.




Fig. 11. H6 topology (a) inverter output voltage and load current at UPF, (b) V_{AN} (upper), CMV (middle), V_{BN} (lower) and (c) leakage current.




Fig. 12. Proposed H6 topology (a) inverter output voltage and load current at UPF, (b) V_{AN} (upper), CMV (middle), V_{BN} (lower) and (c) leakage current.




Fig. 13. H6 topology (a) inverter output voltage and load current with reactive power flow, (b) V_{AN} (upper), CMV (middle), V_{BN} (lower) and (c) leakage current.




Fig. 14. Proposed H6 topology (a) inverter output voltage and load current with reactive power flow, (b) V_{AN} (upper), CMV (middle), V_{BN} (lower) and (c) leakage current.




Fig. 15. CM characteristics of (a) H6 topology and (b) proposed H6.

Table 5a
Injected grid current THD with waveforms.

Solar irradiance (W/m ²)	Total harmonic distortion (THD) in injected grid current	
	H6-I topology	Proposed H6-II
1000	THD=2.1% t=5 ms/div	THD=1.8% t=5 ms/div
800	THD=2.8% t=5 ms/div	THD=2.3% t=5 ms/div
600	THD=5.3% t=5 ms/div	THD=2.5% t=5 ms/div
400	THD=5.7% t=5 ms/div	THD=2.9% t=5 ms/div
100	THD=6.2% t=5 ms/div	THD=3.4% t=5 ms/div

[#]Do not comply with IEEE 1547 Standard.




Fig. 16. Measured efficiency of H6 and the proposed topologies.

Measured efficiencies of the topologies for different percentage of output power load are shown in Fig. 16 for the European efficiency (η_{EU}). The efficiency can be calculated by using the equation,

$$\begin{aligned} \eta_{EU} = & 0.03\eta_{5\%} + 0.06\eta_{10\%} + 0.13\eta_{20\%} + 0.10\eta_{30\%} \\ & + 0.48\eta_{50\%} + 0.2\eta_{100\%} \end{aligned} \quad (18)$$

Table 5b
Performance comparisons of H6 and proposed H6 topologies.

Features	Existing H6	Proposed H6
PWM	Unipolar	Unipolar
CMV (mean $2V_{CMV}$) at UPF	356 V	398.2 V
CMV (mean $2V_{CMV}$) with reactive power flow	347 V	398 V
Leakage current (mA) at UPF	22.3 mA	8.3 mA
Leakage current (mA) with reactive power flow	23.7 mA	9.1 mA
THD (%) at UPF	2.1%	1.7%
THD (%) with reactive power flow	3.8%	2.3%
Efficiency (%)	97.12%	97.04%
Extra CM filter	Required	Not required

The calculated European efficiency (η_{EU}) for H6 and proposed H6 topologies are 97.12% and 97.04% respectively. Performance comparison of H6 and proposed H6 topologies are given in Table 5b.

8. Conclusion

In this paper, CMV clamped H6 transformerless inverter topology for grid connected PV system is presented. It has been shown that leakage current generation is highly dependent on common mode voltage (CMV), especially, high frequency components. In

existing H6 topology CMV oscillates and amplitude of oscillation is dependent on switches' junction capacitors. The effect of these capacitors on leakage current generation is significant during zero voltage states of inverter. Proposed topology has clamped the CMV to half of the dc link voltage during zero voltage states. As a result, leakage current is reduced to a very low value and is independent of junction capacitors. Performance analysis of the existing H6 and proposed topologies are carried out on Matlab/Simulink, and results are experimentally validated. The advantages of proposed topology are described as follows:

1. Improved clamping branch in the proposed topology has fixed CMV to half of the dc link voltage throughout inverter operations. As a result leakage current is almost reduced to zero.
2. THD of the proposed topology is within the specified limit and complies with the international regulation at various solar irradiance levels (100–1000 W/m²). This is because of fully unipolar modulation strategy and CMV clamping. The existing topology generates current THD more than 5% at low solar irradiance level, which will reduce significant power generation.
3. No extra CM filter is required to nullify the effect of junction capacitors switches. This can improve the power density and cost.

Hence, the derived active clamped H6 transformerless inverter topology is optimized candidate for high-performance grid connected PV system.

References

- [1] Manasseh Obi, Robert Bass, Trends and challenges of grid-connected photovoltaic systems—a review, *Renew. Sustain. Energy Rev.* 58 (May) (2016) 1082–1094.
- [2] Mohamed A. Eltawil, Zhengming Zhao, Grid-connected photovoltaic power systems: technical and potential problems—a review, *Renew. Sustain. Energy Rev.* 14 (January) (2010) 112–129.
- [3] N. Hamrouni, M. Jraidi, A. Chérif, New control strategy for 2-stage grid-connected photovoltaic power system, *Renew. Energy* 33 (October (10)) (2008) 2212–2221.
- [4] Deepak Paramashivan Kaundinya, P. Balachandra, N.H. Ravindranath, Grid-connected versus stand-alone energy systems for decentralized power—a review of literature, *Renew. Sustain. Energy Rev.* 13 (October (8)) (2009) 2041–2050.
- [5] Siva Ramakrishna Madeti, S.N. Singh, Monitoring system for photovoltaic plants: a review, *Renew. Sustain. Energy Rev.* 67 (2017) 1180–1207.
- [6] Photovoltaic Power System Program, Report IEA-PVPS T1-27:2015, <http://www.iea-pvps.org/index.php?id=6>.
- [7] Remus Teodorescu, Marco Liserre, Pedro Rodríguez, *Grid Converters for Photovoltaic and Wind Power Systems*, John Wiley & Sons, Ltd., 2011, ISBN 978-0-470-05751-3.
- [8] M. Kazmierkowski, R. Krishnan, F. Blaabjerg, *Control in Power Electronics—Selected Problems*, Academic Press, 2002.
- [9] S. Kjær, J. Pedersen, F. Blaabjerg, A review of single-phase grid connected inverters for photovoltaic modules, *IEEE Trans. Ind. Appl.* 41 (September (5)) (2005) 1292–1306.
- [10] W.J. Cha, K.T. Kim, Y.W. Cho, S.H. Lee, B.H. Kwon, Evaluation and analysis of transformerless photovoltaic inverter topology for efficiency improvement and reduction of leakage current, *IET Power Electron.* 8 (February (2)) (2015) 255–267.
- [11] Y. Yang, F. Blaabjerg, H. Wang, Low-voltage ride-through of single-phase transformerless photovoltaic inverters, *IEEE Trans. Ind. Appl.* 50 (May–June (3)) (2014) 1942–1952.
- [12] Lin Ma, Fen Tang, Fei Zhou, Xinmin Jin, Yibin Tong, Leakage current analysis of a single-phase transformer-less PV inverter connected to the grid, in: 2008 IEEE International Conference on Sustainable Energy Technologies, Singapore, 2008, pp. 285–289.
- [13] W. Li, Y. Gu, H. Luo, W. Cui, X. He, C. Xia, Topology review and derivation methodology of single-phase transformerless photovoltaic inverters for leakage current suppression, *IEEE Trans. Ind. Electron.* 62 (July (7)) (2015) 4537–4551.
- [14] E. Gubía, P. Sanchis, A. Ursúa, J. López, L. Marroyo, Ground currents in single-phase transformerless photovoltaic systems, *Prog. Photovolt. Res. Appl.* 15 (November (7)) (2007) 629–650.
- [15] L. Gertmar, P. Karlsson, O. Samuelsson, On DC injection to AC grids from distributed generation, 11th European Conference on Power Electronics and Applications, 11–14 September (2005) 1–10.
- [16] A.E. Emanuel, D.J. Pileggi, F.J. Levitsky, Direct current generation in single phase residential systems DC effects and permissible levels, *IEEE Transactions on Power Apparatus and Systems Vol. PAS-1 03* (1984) 2051–2057.
- [17] L. Gertmar, P. Karlsson, O. Samuelsson, On DC injection to AC grids from distributed generation, 2005 European Conference on Power Electronics and Applications (2005), pp. 10 pp.-P. IO.
- [18] Zameer Ahmad, S.N. Singh, Comparative analysis of single phase transformerless inverter topologies for grid connected PV system, *Solar Energy* 149 (June) (2017) 245–271.
- [19] T.K.S. Freddy, N.A. Rahim, W.P. Hew, H.S. Che, Comparison and analysis of single-phase transformerless grid-connected PV inverters, *IEEE Trans. Power Electron.* 29 (October (10)) (2014) 5358–5369.
- [20] VDE. V 0126-1-1, Automatic Disconnection Device between a Generator and the Public Low-Voltage Grid, Document 0126003, VDE Verlag, 2006.
- [21] J.R. Dreher, F. Marangoni, L. Schuch, M.L.d.S. Martins, L.D. Flora, Comparison of H-bridge single-phase transformerless PV string inverters, in: 2012 10th IEEE/IAS International Conference on Industry Applications, Fortaleza, 2012, pp. 1–8.
- [22] IEEE Std 1547.1-2005. IEEE Standard Conformance Test Procedures for Equipment Interconnecting Distributed Resources with Electric Power Systems.
- [23] M. Islam, S. Mekhilef, H6-type transformerless single-phase inverter for grid-tied photovoltaic system, *IET Power Electron.* 8 (April (4)) (2015) 636–644.
- [24] W. Yu, J.S.J. Lai, H. Qian, C. Hutchens, High-efficiency MOSFET inverter with H6-type configuration for photovoltaic nonisolated AC-module applications, *IEEE Trans. Power Electron.* 26 (April (4)) (2011) 1253–1260.
- [25] B. Ji, J. Wang, J. Zhao, High-efficiency single-phase transformerless PV H6 inverter with hybrid modulation method, *IEEE Trans. Ind. Electron.* 60 (May (5)) (2013) 2104–2115.
- [26] M. Victor, F. Greizer, S. Bremicker, U. Hübler, Method of converting a direct current voltage from a source of direct current voltage, more specifically from a photovoltaic source of direct current voltage, into an alternating current voltage, ed: United States Patents; 2008.
- [27] G. Dileep, S.N. Singh, Maximum power point tracking of solar photovoltaic system using modified perturbation and observation method, *Renew. Sustain. Energy Rev.* 50 (2015) 109–129.
- [28] A.D. Rajapakse, A.M. Gole, P.L. Wilson, Electromagnetic transients simulation models for accurate representation of switching losses and thermal performance in power electronic systems, *IEEE Trans. Power Electron.* 20 (1) (2005) 319–327.
- [29] F. Hong, R.Z. Shan, H.Z. Wang, Analysis and calculation of inverter power loss, *Proc. CSEE* 28 (15) (2008) 72–78.
- [30] N. Shamma, D. Chamund, M. Calais, Forward and reverse recovery behavior of diodes in power converter applications, in: Proceedings of the International Conference on Microelectronics, Montenegro, Serbia, 2004.
- [31] B. Gu, J. Dominic, J.S. Lai, C.L. Chen, T. LaBella, B. Chen, High reliability and efficiency single-phase transformerless inverter for grid-connected photovoltaic systems, *IEEE Trans. Power Electron.* 28 (5) (2013) 2235–2245.
- [32] W.J. Cha, K.T. Kim, Y.W. Cho, S.H. Lee, B.H. Kwon, Evaluation and analysis of transformerless photovoltaic inverter topology for efficiency improvement and reduction of leakage current, *IET Power Electron.* 8 (February (2)) (2015) 255–267.
- [33] PSIM User's Guide. [Online]. Available: <http://www.psimeurope.com>.
- [34] Fairchild FGA3060ADF datasheet, 2015, Available at: <http://www.fairchildsemi.com>.
- [35] I.F. Kováčević, U. Drofenik, J.W. Kolar, New physical model for lifetime estimation of powermodules, in: Proceedings of the International Power Electronics Conference (IPEC'10), Sapporo, Japan, June, 2010, pp. 2106–2114.
- [36] C. Busca, R. Teodorescu, F. Blaabjerg, et al., An overview of the reliability prediction related aspects of high power IGBTs in wind power applications, *Microelectron. Reliab.* 51 (9–11) (2011) 1903–1907.
- [37] A. Volke, M. Hornkamp, *IGBT Modules—Technologies, Driver and Application*, Infineon Technologies AG, Munich, Germany, 2012.